Photolithography and the semiconductor industry are facing a criticcal juncture. The 32 nm node (at which production photolithographic technology is able to pattern some specific chip features at 32 nm) is only a few year away, and next-generation methods for patterning the even-smaller, sub-30nanometer scale dimensions on silicon wafers at the node beyond that are unproved.